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Abstract 
This thesis proposes architectures for two new switching systems: “Integrated 
Intelligent Personal Communication System" and “Next-generation Switch” for 
industrial applications today and tomorrow. 
The Integrated Intelligent Personal Communication System is a generic 
architecture designed to meets a wide range of issues, such as, PSTN connection, 
wireless Centrex and PBX applications. The goal is to achieve the best economy in 
the integration of various functions that conventionally require separate systems of 
expensive equipment. This generic architecture has been adopted by at least one 
local manufacturer of telecommunication equipment. 
The current generation of telephone switch is the “digital switching systems” that 
first appeared about 30 years ago. The Next-Generation Switch architecture 
highlights two major differences from digital switching systems: First, the 
architecture incorporates an innovative hybrid between circuit switching and packet 
switching; every port on the Next-Generation Switch can convert in realtime between 
the dual functions of an inter-office telephone trunk and a high-speed data link. 
Secondly, the architecture takes advantage of the technological advancement on 
switching and computing components during the last 30 years and hence achieves 


















This thesis proposes architectures for two new switching systems: ''Integrated 
Intelligent Personal Communication System'^ and “Next-generation Switch” for 
industrial applications today and tomorrow. Part I of the thesis presents the 
Integrated Intelligent Personal Communication System. The system architecture, 
which is at the core of research and implementation, follows Prof. Li's previous 
work. The author works mainly on the switching and the interface modules. Part II 
presents the Next-generation Switch which, is based upon the significant theoretical 
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Part I: An Integrated Intelligent 
Personal Communication System 
Chapter 1 
Introduction to Integrated Intelligent 
Personal Communication System 
Today, the market demand for telecommunications has been demonstrated by the 
rapid growth of different technologies that are optimized for particular 
applications and environments. The demand for versatile personal 
communications is driving the development of integrated networking techniques 
to coordinate those categories of applications. 
The Integrated Intelligent Personal Communications System (IIPCS) is a 
compact integrated system for telephone switching, voice mail, automatic 
attendant, PCS (Personal Communication Services), and ESf (Intelligent 
Network). It's the first attempt to integrate all these functions into an economical 
system for the industrial application. Thus the architecture is not just 
academically workable, but also has to be economically compatible with the 
technological advancement in electronics and computing today. 
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Currently, there are as many different definitions of the term Personal 
Communications System (PCS) as there are media and industry pundits. Cellular 
service providers argue that they are already providing personal communications 
services, but there are always expensive control elements in a public wireless 
network, e.g. the GSM network architecture, and expensive leased lines 
connecting these components. Furthermore, those systems are always not 
compatible with private small systems. Others argue the PCS refers to an 
evolution of cordless telephones to provide a wider range of services. Currently, 
there exist private wireless systems whose wireless phones are hot compatible 
with the public wireless network, for example, wireless PBX，and typically dual-
mode wireless phones are used. 
On the other hand, wired / wireless PBXs is also another leading role in 
telecommunication field, but they are always less intelligent and not so flexible. 
The achievement of PCS has to be based on the integration and evaluation of 
those systems. The integration will focus on the following three aspects: 
First of all, the integration for mobile communications is being seriously 
considered. Mobility has a particular significance in the IIPCS. It is at the very 
heart of the objective of the system for the subscribers' flexibility. Today, the 
market demand for wireless communications has been demonstrated by the rapid 
growth of different wireless technologies that are optimized for particular 
applications and environments. 
In a typical wireless system, to provide wireless communications within a 
particular geographic region the integrated network of base stations must be 
deployed to provide sufficient radio coverage to all mobile users. The base 
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stations, in tum, must be connected to a central hub called the mobile switching 
center. The switching center provides connectivity between the public switched 
telephone network (PSTN) and the numerous base stations and ultimately 
between all ofthe wireless subscribers in a system (Figure 1.1). 
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Figure 1.1: Block diagram of a wireless telephony network 
A public/private wireless telephony network is deployed according to a certain 
standard. Mobile phones have to follow the same standard before they can be 
used in the public/private wireless telephony network. It certainly can't predict 
what products and services will be successful in the marketplace. The result is 
that the IIPCS will have to build in versatility into its wireless part, e.g. once a 
common air interface is adopted, the same wireless phone is expected to be used 
in both public and private system to fully elaborate the benefits ofthe integration 
system. 
Integration must include diversities of wired systems. System with private 
fixed networks, e.g. wired PBXs, has a great deal of flexibility in planning for 
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users' needs because they can get the most convenience to accomplish the 
functions needed in their particular situations, e.g. internal telephone calls incur 
no telephone toll charge. In fact, the interface to fixed network must be provided 
so that each individual extension, wired or wireless, within a system can take 
advantage of features applicable to its own business needs. 
Integration will also occur at the network level. An intelligent network 
controller can coordinate the complicated traffic routing, system maintenance and 
future functionality updates. 
Furthermore, it should not be only a stand-alone small system. Compatibility 
and scalability must be considered as its key characteristics. Once such an 
integration system is set up, the boundaries between fixed and wireless networks 
will be blurred by the provision of seamless combination. Thus, a comprehensive 
PCS is achieved. 
The subsequent chapters ofPart I are organized as follows. Chapter 2 provides 
an overall switching architecture for the IIPCS. Also, function block diagrams of 
hardware design are provided for the five modules: Wireless Base, Switching 
Module, Wireless Base Interface, Trunk Interface, and Voice Mailbox. Finally, 
some concluding remarks are provided in Chapter 3. 
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The Switching Architecture 
The rapid introduction of digital mobile systems and the development of the 
mobility concept in the fixed network will breed the convergence of fixed, mobile 
and intelligent networks leading to the Integrated Intelligent Personal 
Communication System (IIPCS) as a versatile service offering. With regard to the 
voice telephony service, which will continue to be the main requirement of 
personal communications users of all types, the aim is to propose a solution 
increasing consumer flexibility across the different user environments: 
• Present a clear and feasible integration system architecture with the following 
considerations: 
• Rollout of micro cellular networks coupled with marketing initiatives to target 
consumers. The micro cellular approach aims to produce a feasible solution to 
high-density area. 
• Introduction of PBX like functions, which will facilitate mobility around 
business premises and is likely to generate requirements for roaming among 
sites. 
• Compatible with public wiredAvireless networks, allowing users to make or 
receive calls at most locations using a single personal communicator. 
• At the system level, possibilities to reduce cost. 
5 
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There are no technological reasons why current fixed and mobile networks 
could not in future support common types of access, capabilities and services, 
obviating technical or user distinction between them once providers are allowed 
to combine the provision of services via a generic architecture. 
The appearance of IIPCS, which can provide tailored services based on voice 
telephony offerings from both fixed and wireless networks, would serve to a 
significant extent to bring about a convergence ofPCS over the range ofdifferent 
networking platforms. The full benefits of convergence are, however, only likely 
to be felt by users once they can conveniently access personal communications 
services offered over fixed and mobile networks, via both wired line and wireless 
access in both public and private domains. 
The availability of such capabilities will depend heavily on access to intelligent 
functionality and sharing of information across different networking 
environments. The development of network intelligence and the central switching 
module therefore stands out as the major networking requirement ofthe IIPCS. 
2.1 The Overall Switching Architecture 
Consistently with previous considerations, the proposed switching architecture is 
used in the system consisting ofNetwork Intelligence, Wireless bases and PSTN 
or PBX connections. Figure 2.1 is a high-level overall block diagram of the 
switching architecture. 
It shows a typical functional for each of the following four major 
subassemblies: controlling unit (Network Intelligence), interface unit with 
6 
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Networking Intelligence, Wireless Base and trunks. Voice System and phones 
switching unit. This overall switching architecture will also be detailed to the 
level ofhardware block diagrams in the later sections. 
Wireless Base, wired networks, such as PSTN or PBX, and Network 
Intelligence are connected to their interface units in the Switching Module. Then 
they make up a star topology (Figure 2.1) with the Switching module as its center. 
The overall switching architecture is organized in a hierarchical fashion. The 
Switching Module can either connect to PSTN directly or be consisted a cascade 
ofUpstream PBXs, Downstream PBXs and Wireless Bases orjust telephone sets. 
The Network Intelligence, on the other hand, can also be connected with other 
Network Intelligences by economical cables or existing LANs. 
The Network Intelligence is the brain of the whole system. It manages the 
switching functions of the Switching Module and allows the system to provide 
kinds of services, e.g. wireless data. The Wireless Base, also known as the base 
station, provides and manages radio transmission paths between the mobile 
phones and the Switching Module. The interfaces are the line drivers and 
transceivers. 
The Switching Module is the heart of the integrated system, besides performing 
switching function, also relays the communication between wiredAvireless 
equipment and the Network Intelligence. The different interfaces are 
accommodated in it. Also, it is the motherboard to support more device interfaces 
currently not included. It offers an infrastructure that displays the integration 
characteristic and facilitates the expansion of system services. 
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Figure 2.1: The overall switching architecture ofthe IIPCS 
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Based on the overall switching architecture, the mobile phones, which is not 
specially designed for this system, can also be used in the public wireless network 
with the same air interface (section 2.4). 
The aim of the architecture is to integrate those peripheral applications as easy 
as possible. Just like the "plug and play" technology that supports automatic 
configuration of hardware and attached devices. A user can just attach a new 
device interface such as Single-Line interface card ("plug it in") and can connect 
telephone sets to the system directly ("begin playing") without having to 
configure the device manually. Ultimately, the overall switching architecture can 
provide most flexible services according to users' specifications. 
The real motivation behind this design is economy. It is an economical 
architecture that has been adopted by at least one local manufacturer. The salient 
characteristic, the new model differs from a general cordless or cellular 
telephony, say CT2, DECT or DCS 1800，in being optimized for wide 
integration, most flexible administration, easy maintenance and high 
compatibility. 
The overall architecture is based upon Prof. Li's original idea. The major work 
of the author is on the switching and interface modules. 
The rest of this chapter is organized as follows: Section 2 details the design of 
the Switching Module and interfaces; Section 3 describes the Network 
Intelligence; Section 4 details the constructions of wireless part. The 
downstream/upstream wired subsystems are described in section 5 and 6’ 
respectively. Section 7 presents the features ofVoice System with an example. 
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2.2.1 Traffic Routing in Switching Module 
The Switching Module is at the center of the overall Switching Architecture 
(Figure 2.1) with interfaces to its peripheral devices such as Wireless Base and 
trunks. Network Intelligence, Wireless Bases, Voice System and Upstream/ 
Downstream wired equipment are connected at the Switching Module through 
economical cables, e.g. twisted pair telephone line. 
One of the most important functions of the Switching Module is the voice 
traffic switching. It provides switching matrix where the cross-points are set to 
setup voice paths among users. Besides performing switching function, the 
Switching Module is also the communication relay between wired/wireless 
equipment and the Network Intelligence. Furthermore, it is also a function 
generator that can provide signals such as DTMF, music and tone, demanded by 
system. 
In general, it will provide the following functions: 
• Voice traffic switching; 
• Signal generator; 
• Automatic configuration; 
• Scan port status and collect information (with interfaces); 
• Source information analyzing and packetizing; 
• Packets transmitting and receiving; 
• Execute the instructions from Network Intelligence; 
• Auto trouble alarming and shooting. 
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2.2.1 Traffic Routing in Switching Module 
One of the Switching Module's functions is to ensure the signaling and audio 
traffic can be transferred and delivered reliably between the end-users and the 
Network Intelligence. 
First of all, it provides a highly reliable and efficient means of exchanging 
signaling. Packet overhead information defined by the system includes the packet 
source address, the routing information, information needed to properly order 
packets and cyclic redundancy check (CRC) checksum at the receiver (Figure 
2.2). Error detection feature and flow control data are provided as a means of 
detecting link failure and guarantee the smoothness of traffic routing. 
Packet retransmission mechanism is also engaged. If the receiving device does 
not respond to data transmissions, a timer is set to sensing transmission failure, 
and related module, which can take appropriate actions to retransmit that packet, 
are notified. 
Flag Address Serial Num. Type Data Check Byte 
Figure 2.2: An example of packet format. 
The voice traffic is very different. After call set-ups or handoffs, a dedicated 
connection between end-users is established. The tasks of the Switching Module 
are executing the instructions, e.g. set cross-point, from Network Intelligence and 
reducing noise/interference. 
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2.2.1.1 Packet Routing 
Efficient mechanisms have been designed to exchange call setup, monitoring and 
termination information between network components. In the Switching Module, 
signaling from Wireless Bases, Ringing, Tone detectors, DTMF receiver/ 
generators and Diagnostic module will be routed as in conventional store and 
forward packet switching networks (Figure 2.3). 
Packets from Wireless Bases are disassembled and only data field will be 
queued into the input buffers. 
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Figure 2.3: Upstream packet routing in the Switching Module. 
In every program cycle, CPU scans each input buffers of Wireless Bases and 
DTMF receiver/generators and direct those HOL (head-of-line) pseudo-packets 
(the pseudo-packet is defined as the data without preambles and check byte) to 
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the related units in the Store. On the other hand, source data from ring/tone 
detectors or for diagnostic purpose will also be picked up and reserved in their 
related units. Data in the Store will be packetized before being sent to the output 
buffer. 
The downstream (from Network Intelligence to Switching Module/end-users) 
packet routing is similar. 
2.2.1.2 Circuit Switching 
For circuit switching, a voice channel can be allocated to a connection between 
any two wiredAvireless equipment for the duration of a call or connected to music 
/tone generator. The Switching Module provides the switching platform and N 
vacant slots for as many as NxM {M is the number of ports in an interface) port 
locations. Each slot can accommodate an interface card, such as Trunk Interface, 
a Wireless Base Interface or other analog interfaces. The deployment of slots 
gives users flexibility in choosing arbitrary number of Wireless Base and PSTN/ 
PBX connection, or other devices. 
Accordingly, to meet the actual needs, there are three advisable configurations: 
First basically. Network Intelligence with only one Switching Module; Secondly, 
Network Intelligence with several Switching Modules, not all of the NxM paths 
are available. Lastly full configuration, there are maximum numbers of Switching 
Modules, each has NxM paths. Thus, the most efficient switching systems can 
always be set up due to different demands and scales. Figure 2.4 shows an 
example of the second configuration constructed by 16x8 analog switching 
modules. 
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Figure 2.5: The structure of the Switching Module 
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2.2.1 Traffic Routing in Switching Module 
The Switching Module can be integrated in a single main board with several 
extension slots for interface cards, which is uniquely identified. Each interface 
card states the services it provides and the resources it requires. They also allow 
software in the Network Intelligence to configure them. 
The CPU detects the system configuration automatically during initialization 
and reports it to the Network Intelligence. After that, the Wireless Base, the trunk 
ports and other ports linked to peripheral devices are addressed by their 
permanent addresses. The address table is retained in both the Network 
Intelligence and the Switching Module, which is the premise of other operations. 
The CPU in the Switching Module distributes control among interface units 
and switching circuit. Thus it provides the capability to detect source information 
and execute kinds of instructions from the Network Intelligence. 
Space Switch: The cross-points consist a space switch. Any one of the cross-
points can be addressed by selecting the appropriate address bits. 
Trunk/Wireless Base Interfaces: Trunk Interface provides physical interface 
for connection with the PSTN and the wired PBX. Wireless Base Interface 
provides physical interface for connection with Wireless Bases. 
DTMF Receivers/Generator: There are several DTMF Receivers in each 
Switching module, which provide the function ofDTMF detection. Each DTMF 
Receiver consists of a bandsplit filter section, which separates the high and low 
group tone, followed by a digital counting section which verifies the frequency 
15 
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and duration ofthe received tones before passing the corresponding code to the 
output bus. The DTMF Generator provides tone-dialing capability. A mixer 
amplifier sums the two tones (Low Group and High Group). 
Controlling Unit: The CPU can be a microprocessor. EPROM and static RAM 
are used to hold program information and data storage respectively. The 
processing unit controls the whole operation of the Switching module. 
Control System Interface Module: If the Network Intelligence is a PC, it is the 
line driver and transceiver for RS232/RS422 communication between the 
Switching Module and the Network Intelligence. It also provides maintenance 
personnel with an RS-232/RS422 interface for software control of special options 
and custom features. 
2.2.3 Wireless Base Interface 
The Wireless Base Interface connects Wireless Bases to the Switching Module. It 
can be integrated in a single slide in card to be inserted into the Switching 
Module and may connect with several, say M’ Wireless Bases using 2 �4 lines 
convert. (Figure 2.6). 
It provides physical interface connectors for several Wireless Base channels 
and handles all the data exchange between the attaching Wireless Bases and the 
Switching Module. The most important function block is the Data 
Modulator/Demodulator, which performs modulation/demodulation to the data 
signal from/to the CPU on the switching module to/from the Wireless Bases. The 
several ports on the interface card form pairs of connection to Wireless Bases. 
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Figure 2.6: Wireless Base Interface block diagram. 
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Figure 2.7: Trunk Interface block diagram. 
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2.2.4 Trunk Interface 
Trunk Interface can also be made in a slide-in card to be inserted into the main 
board of the Switching Module (Figure 2.7). It provides the physical interface for 
the connection with Public Switching Telephone Network (PSTN) andA)r the 
wired PBX. Each Trunk Interface Module consists of several, says M, 
independent trunk connections. It also detects ring and controls on-offhook. 
2.2.5 Analog Interfaces 
According to the design of overall switching architecture (Figure 2.1), the system 
can be upgraded to provide more services by plugging new interfaces into the 
switching module, respectively. 
• Single line interface enables the connection to a single telephone set. 
• Direct-dial-in (DDI) interface allows callers to directly dial individual 
subscribers in the system. The routing to a specific phone is done using tables 
to process dialing information of the incoming call. 
• VMI (Voice Mail Integration) interface. 
• E&M interface can be used to communicate with the PBX, which do not 
utilize standard T-1 in-band signaling. 
All of the interface cards have their unique board's type indicators. Thus, the 
system auto-configuration mechanism will detect number and addresses of 
different peripheral devices, such as trunk lines and Wireless Bases, during 
system initialization. 
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2.3 Network Intelligence 
Among those subsystems, the Network Intelligence works as a central controlling 
module with several databases for authentication of mobiles, location updates, 
billing, etc. It is to receive, process, and generate information packets for network 
control. It also gives service providers a centralized point of access for faster 
systems operations, administration and maintenance functions. It is regarded as 
the brain of the whole system. Also, the interconnection of two systems through 
Network Intelligence is showed in Figure 2.8. 
Switching ^ ^j 
Module ^ • 
4 ‘ 
Switching h = > Network ^ _ ^ Toanother 
Module Intelligence ^ W Network 
暴 Intelligence _ 
• • 
Switching ^ ^ 
Module Kmmmmmmmmmmmmmi 
Figure 2.8: The scalability of the switching architecture. 
Personal Computer as a Network Intelligence: 
Today digital PBXs are computer controlled. A personal computer (or a PC 
like CPU card) with powerful software can also be deployed as the Network 
Intelligence and is able to carry up to several Switching Modules through its 
serial ports. 
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The PC in addition to making all the internal switching connections is 
responsible for testing all components, collecting data for analysis, allocating 
resources for calls, maintain these allocations during the entire call，and releasing 
them upon call termination. Furthermore, the private telephony system can 
incorporate many advance services and features when the PC is connected to data 
networks, such as LAN or Internet. It can provide voice and data integrated 
services to its subscribers. 
Once the data and voice networks are being seamlessly integrated to ensure 
reliability and ease of uses (Figure 2.9). Wireless phone users will be pleased to 
have a free roaming among different Networks, which dramatically expands 
system capability. On the other hand, the system can offer some more advanced 
functions, such as short messages services, 'Wireless office'\ and so on. 
Switching ^ H ^ 
Module «~| ^ _ | i ^ ^ ^ ^ S p 
i'i- ^ B | L ~ ^ ™ 
r _ |^ ^^ ^^ jft^ M^B 
Switching ^StSSSt 
Module ^ Network 
^ .> Intelligence LAN/WAN 
Switching ^ | ^ S i 
Module ^ H ^ | 
Network 
Intelligence 
Figure 2.9: Interconnection ofPC-based Network Intelligences. 
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2.4 Wireless Part 
The wireless part is integrated to the lower end of the hierarchy (Figure 2.1). 
Subscribers' wireless phones located at business offices and households are 
connected to Wireless Bases through air interface. 
In order to use the same phone in a public wireless network, the wireless part 
will support the same air interface of the public wireless telephony network. A 
major step towards an infrastructure supporting the wireless part of IIPCS is the 
use of microcells, which allows a high rate of spectrum reutilization. 
It is interesting to compare the new switching architecture with current 
cordless/cellular systems in various parts of the world. Consequently, the new 
system is highly motivated to move to an optimized architecture to facilitate wide 
range roaming. 
In Europe PCS generally means either DECT for indoor service or DCS1800 
for outdoor installations. One interesting trend is the development of dual-mode 
handsets that support both standards. Such terminals are technically feasible, but 
would, at least initially, be likely to cost much more than single mode terminals 
for either system, and be of greater size and weight. 
Digital European Cordless Telephone (DECT): 
The DECT (Figure 1.2) is a microcellular or picocellular cordless telephone 
system that may be integrated with or connected to an in-building Private Branch 
Exchange (PBX) or to the PSTN, and unlike other cellular standards such as 
AMPS or GSM, DECT is not a total system concept. It is designed for radio local 
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loop or metropolitan area access, but may be used in conjunction with wide area 
wireless systems, such as GSM. 
DCS 1800: 
The DCS 1800 standard is essentially a modification of the GSM (Global 
System for Mobile) specification to support operation in the 1800MHz band. The 
low power level used, both in the terminal and in the base station and the use of 
frequencies in the higher band implies shorter distance coverage but supports 
higher traffic densities in urban areas, near main roads and crowded areas in 
general. The main differences of DCS1800 compared to GSM from the users' 
point of view are likely to be the cost, size and weight of the handsets that are 
generally expected to be lower. 
Using the Same Phone in a Public Wireless Network and in 
an Integrated Intelligence Personal Communication System: 
Actually, these standards will ultimately support a wide variety of services 
under the PCS label. More versatility in a product is a trend of wireless industry. 
The IIPCS is designed to satisfy those demands with compatibility to a wide 
range of wireless applications including the previous standards. That is to say, the 
same standard mobile phone, instead of a dual-mode mobile phone, can be used 
in a public wireless network with the same air interface. 
If an IIPCS user is also a subscriber to a public wireless network, he can 
achieve the following services: 
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• When the wireless phone is within the coverage of the IIPCS, a call is 
initiated by the wireless phone is set up by the private system instead of the 
public wireless network. 
• When the wireless phone is within the coverage of the IIPCS, a call to its 
number registered under the public wireless network is connected through the 
private system rather than the public wireless network. 
The above functions can be achieved with the new switching architecture (Figure 
2.1) with it connected PSTN directly that minimizes the expensive control 
elements and leased lines, thereby achieves cost savings. In contrast, Figure 2.11 
requires the Base Station Controller and Mobile Switch Center, and several 
expensive leased lines connecting these components. Furthermore, it is more 
difficult to develop such features in architecture like Figure 2.11, because it 
requires coordination of the various network components. 
2.4.1 Call-Setup in IIPCS 
The control functions of Wireless Part can be divided into three categories: call 
processing, mobility management, and radio resource management. Call 
processing is also a function of the Network Intelligence, while the Wireless 
Bases and the Network Intelligence accomplish mobility management and radio 
resource management. Here, the state transition (Figure 2.12) of call set-up 
(initiated by the mobile phone) serves to illustrate the operates coordinating 
different network components. 
24 
Part I: Chapter 2 The Switching Architecture 
When the private network is located in the coverage of a public wireless 
network with the same air interface, the most advanced call set-up mechanism is 
described in the upcoming patent application "Methods and Apparatus for Using 
the Same Phone and Same Phone Number in a Public Wireless Network as Well 
as in a Private Wireless System" by Li and Leung. 
Mobile sends a call Wireless Base receives call g^itching m^ule i^ceives 
initiation request along with Air ^ initiation request, phone Base _ F ^ l miUatio)i request frpm 
subscriber's id and number Interface number, and so on. Interface Wireless Base 
of called party. . _� 
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voice channel. Sy^em for the c a m c r s 3 ^ 
Figure 2.12: A call initiated by a mobile phone is established in local network. 
2.4.2 Handoff 
Once a call is in progress, the Wireless Base traces the transmitted power of the 
mobile phone and changes the channel of the mobile unit and Wireless Base to 
maintain call quality as the subscriber moves in and out of range of each Wireless 
Base. The handoff algorithm distributes the processing among the Network 
Intelligence and different Wireless Bases. 
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During call-setup and handoff, the Switching Module transfers messages between 
Wireless Bases and Network Intelligence. After that, it sets corresponding cross-
points for calls routing. 
The Switching Module coordinates the activities of all of the Wireless Bases 
and connects the entire wireless part to the PSTN and PBXs. Actually, the 
wireless part is only one of the integrated applications, which can be cooperated 
or isolated from each other by the Switching Module. 
2.4.3 Wireless Base 
Each Wireless Base can provide one or more channels using current common air 
interface (CAI) standard, such as, CT2, DECT and GSM. It is a device that 
provides communication between the wireless phones and the Switching Module 
(Figure 2.14). 
The Protocol Functions includes synchronization, audio channels timing 
recovery, control channel CRC generation and checking, the checks the strength 
of received RF signal (RSSI), and provides a modulator to modulate the signals 
and feed them to RF transceiver. Audio Functions includes multiplex / 
demultiplex the different audio input and output and codec related functions. 
Between the Switching Module and the Wireless Base, voice traffic is always 
base band (voice band) signal, on the other hand, the data traffic for signaling 
purpose is modulated to out-of-voice-band signal and multiplexed with the base-
band audio traffic. 
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2.5 Downstream Wired Extensions 
Refer to Figure 2.1, the Wired Extension Interface physically connects telephone 
sets and downstream PBXs to the Switching Module. The Switching Module at 
this level acts as a Centrex (central exchange). It provides switching functions, 
user features, and access to the PSTN through a dedicated partition of the 
Switching Module. It has the freedom from dealing with on-site PBXs 
maintenance and upgrades while discarding the disadvantages of general Centrex, 
such as limited systems integration and customization. 
2.6 Upstream Wired Part 
The Upstream Wired Part is at the higher end of the hierarchy (Figure 2.1). PSTN 
or upstream PBXs can be connected to Trunk Interface through traditional T1 
trunks. The trunk interface is used to transfer commands, data, and analog voice 
between different systems. 
2.7 Voice System 
The Voice System is on the left-hand side of the overall architecture. It can be 
configured to perform a combination of functions for Automated Attendant, 
Electronic Secretary, Voice Messaging, Transaction Processing, and so on. 
• As Automated Attendant to answer and transfer calls. 
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• As Voice Messaging System to take messages and deliver them to the 
intended parties. 
• As an Audio text System to provide pre-recorded audio information to callers 
according to their selections at various levels ofa Voice Tree. 
• As a Smart Processing System to take orders, to do opinion polling and to 
conduct an interview and record the caller's response. 
• As a Multi-lingual System to speak several different languages. 
A PC-based Voice System: 
If a PC (PC card) is engaged as the Network Intelligence, a PC-based Voice 
System will provide the necessary voice capability to the IIPCS. It is used for 
playing and recording user's voice mail, and for providing annotated voice menu 
to guide user operation. 
This technology that sets the proposed Voice System apart from other call-
processing systems is the programmable modules embodied in the PC's software 
architecture that allows the user to program its functions to operate in ways that 
best suit the organization's communication needs. 
2.8 Features of the IIPCS 
The IIPCS provides extremely flexible call management through an elaborate 
voice subsystem. Though physically small, it handles all phone traffic, and 
simultaneous voice and data communications, while providing users with voice 
mail. 
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Integrated System: 
The main characteristic of the IIPCS is to coordinate applications with the 
technique, which is cost-effective and can greatly simplify installation and 
configuration procedures (Plug-and-Play like capability). It makes life easier for 
users and the technical staff who have to manage networks. 
Low setup cost and scalability: 
Actually, the real motivation of integrated system today is cost. The IIPCS 
meets commercial requirements for balanced, low cost and scalable systems. 
• It saves re-wiring of telephones upon space reassignment or rearrangement; 
• Economical cables are used to connect network components; 
• Low BOM (Build of Material) and sophisticated control system. 
On the other hand, the system, while being able to stand alone, can also be 
deployed in conjunction with existing installations. 
Mobility Features: 
Subscribers use their mobile phones just like in a public wireless network to 
make or take internal / external calls via the organization's dialing plan-whether 
they are in the office, on the factory floor or miles away. 
• Universal number dialing; 
• Seamless handoff of phone conversation from one base station to another 
when the user is moving; 
• Capabilities of using the same standard wireless phones in either public 
wireless network or in the private system. 
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PBX Features: 
Flexibility in planning for actual needs, because it can set up to accomplish the 
functions needed in its particular situations. Since it is integrated with any 
existing PBX system, the system also offers the same voice mail, call routing and 
other special features PBX users have now. 
• Call transfer, which allows internal or external calls to be transferred from 
one telephone to any other phone in the system; 
• Internal and external conference capabilities, which enables outside callers to 
conference with several inside users. 
• Automatic call waiting not only holds calls made to a busy extension until the 
extension is free, but also signals the person being called that a call is waiting 
and informs the caller that he is on hold. 
In fact, optional services, such as telephone traffic monitoring, network or hot-
line connection, can be achieved by adding related function blocks into the 
programs in the Network Intelligence so that each individual system can take 
advantage offeatures applicable to its own business needs. 
Voice Processing Features: 
• Voice mailbox, which can be used for messaging between other voice mail 
subscribers on the system or answering calls automatically when user's phone 
is forwarded directly, when busy and/or on "no answer" to the voice mail 
system. Standard service includes features such as forwarding messages, reply 
to messages, individual greetings, scanning messages in users, mailboxes, 
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check delivery of messages, remote access to send or receive messages, dial a 
(several) number(s) for assistance, and message waiting notification. 
• Automated telephone attendant uses system-generated tones either alone or in 
conjunction with spoken messages. 
• Voice menu guides the user operation. These functions include simple 
confirmation and rejection as well as more complex functions such as 
navigating forward or backward, pausing, interrupting or stopping an 
interaction. 
• The Electronic Secretary provides voice reminder by schedule. Will call and 




The Switching Architecture (Figure 2.1) succeeds in meeting it's objective of 
being a full functioning IIPCS. It does qualify as an industrial system. This adds 
significantly to the detail with which it may be analyzed. Many of the criticisms 
mentioned above are addressable in the prototype because they are fully defined 
in the previous sections. The IIPCS sets ambitious goals for wide integration, cost 
reductions, auto-configuration and scalability while remaining conservative about 
performance. Not surprisingly, therefore, most ofthe following remarks from the 
prototype base on the overall Switching architecture are with regards to its 
feasibility. 
Prototype: 
Figure 3.1 shows the architecture of the prototype. The personal computer (486 
processor or above) is acting as a central control system. It is also burden with 
voice functions with a PC-based voice system inserted in its extension slot. 
Several databases for authentication, billing, and so on are implemented in 
software packages in its hard disk. 
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Figure 3.1: An implementation of the overall Switching Architecture. 
The Switching Module is another interesting design, which is compatible with 
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3.1 Summary 
It is expected that users can achieve versatile communications through such an 
affordable integration system. Having largely achieved these goals, the 
prototype's most excellent performance advantages result from the switching 
architecture detailed in Chapter 2. 
• Main existing applications are integrated. 
• If a common air interfaces is determined, the mobile phones for that standard 
will be adopted without modification. That means, the same mobile phone 
can be used in a public wireless network once it is registered. 
• It is considered a most sophisticated configuration scheme which can 
incorporates new fiinctions to help optimize system architecture. 
• Cost reduction. It meets commercial requirements for balanced, low cost and 
scalable systems. 
Note that the switch's defined here can be upgraded or used as building blocks to 
build larger scale switches. 
• Network intelligence can contact a remote system with different configuration 
by modems with a RJ-11 jack to a two wire telephone channel or data 
networks. 
• Interconnection between the system and other installations through SS7 or 
ISDN interfaces. 
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3.2 Directions for Further Research 
It has been proposed that the Switch architecture as a flexible and feasible design 
capable of operating many functions. However, there are still many new utilities 
could be implemented based on the current design in future. 
Computer Telephony Integration: 
The system with basic data communications features is pushed to be a premises 
hub to integrate departmental LANs into wide networks. 
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Chapter 4 
Introduction to Next-Generation Switch 
The “Next-Generation Switch” is the abbreviation of "Next-Generation Telecom 
Switch for dual telephone/multimedia services". Here, telephone is not treated as 
part of the audio media in multimedia services because of the difference between 
circuit switching and packet switching. The architecture of the Next-Generation 
Switch will incorporate an innovative hybrid between circuit switching and 
packet switching. Every line to the Next-Generation Switch can serve the dual 
purposes of a telephone trunk and a multi-media data link. The switching 
between the dual roles is by each line individually in real time. 
The next generation telecommunications switch is explored to help people 
understand their full range of telecommunications options, for today and 
tomorrow. The motivation behind it is the need for a high performance structure 
to allow interoperability of information without regard to the "end-system" or the 
type of information to be transmitted. There is an unprecedented movement to 
standardize this emerging. 
Currently, telephone traffic can also be transmitted under the B-ISDN concept. 
The ATM adaption layer is to resolve the disparity between a telephone trunk and 
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the sources available at the ATM layer. It maps information in telephone frames, 
e.g. T2 frame, into ATM cells and accounts for transmission errors. It also has to 
transport timing information so that the destination can regenerate these time 
dependent signals. Furthermore, telephone services are still expected to occupy 
up to 50 percent of network traffics. 
Actually, the time dependent, constant bit rate PCM voice whose period equals 
125^is is innately suited for circuit switching. In general, once the telephone 
traffic is the main services demanded by most of end users, such kind of switch 
architectures is not economical feasible. 
Digital telephone switch has been widely used since 1975. The telephone 
network infrastructure based on the digital circuit switch is poised to provide only 
voice services to residential customers. The current challenge remains to be 
confronted: how will the circuit switch be moved from independent structures to 
the larger network? To date，it has been a technology partially isolated from 
everyday production networks and their missions. As such, it has not been tested 
for full integration with existing data networks. 
Now, packet switching can be used to construct non-uniform traffic switches. 
Information is handled uniformly base on packet flow. Also, a packet switching 
scheme can make efficient use ofatransmission line. These features and variable 
length packet transmission can offer the user freedom of communication quality 
and bandwidth. 
It is time to begin to develop strategies to incorporate telephony network with 
existing ATM, LANs and other data service providers. This part provides an 
overview of why the next generation switch is developed and how the main 
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features of the technology. Some new features offered with the new generation 
switch are identified below. 
• Compromise between Telephone and Data applications: combine circuit and 
packet switching to achieve large telecom switch; 
• In telephone hierarchy, lower layer offices are simplified to 
multiplex/demultiplex. Thus the number of levels in the control hierarchy can 
be halved. 
• Optimize the cost of both sides. 
The Next-Generation Switch's success will largely be determined by how 
effectively it can exploit existing resources as its most flexible traffics, and how 
easily it can be integrated into feasible systems. The rapid advent of VLSI 
technology has made it possible to directly implement it in hardware. Technical 
issues surrounding real-world production networks have been closely analysed 
and applied to effective switch design. 
Concentration is a commonly used technique in current switching, especially in 
self-route architectures. The study of self-route concentration by hardware 
algorithm for partial sorting offered an efficient method to implement the next 
generation switch. The molecules, which consist of many basic 2-by-2 sorting 
cells and are concatenated to construct the switching network, offers a new way 
to apply partial sorting algorithms in the Next-Generation Switch. 
The development of the Lock-Latch algorithm has provided a clear method for 
the traffic routing of the next-generation switch. It is applied to control the 
activities of the basic 2-by-2 sorting cells. In combination with the circular 
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sorting algorithm, the routing theorem assures non-uniform traffics 
interoperability and will vastly reduce packet loss probability. 
The subsequent chapters of this part are organized as follows. Chapter 5 
provides the overall architecture of the Next-Generation Switch and the divide-
and-conquer mechanism to implement it, which lays a foundation for the 
discussion in the sequel. The structure of molecule and the techniques behind it 
are detailed in Chapter 6. The Lock-Latch algorithm, which is proposed to route 
the non-uniform traffics, is described in Chapter 7. In Chapter 8，the simulation 
results obtained from this design are also discussed. Finally, some concluding 
remarks are provided in Chapter 9. 
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Architecture of Next-Generation Switch 
Currently, the issue of how to construct a robust switching network that can 
flexibly accommodate dual telephone/data services stands out as the most 
important question. Certainly the development and deployment of viable 
switching network architecture is a key technology to provide a smooth 
evolutionary path toward the information age. 
The architecture ofNext-Generation Switch should be a compromise between 
telephone and data switches. That is a hybrid of circuit switch and packet switch 
to provide high-speed backbone switch. Thus, adaptations and new mechanisms 
for network traffic management solutions must be developed to allow the two 
totally different traffics to run over a modified packet switch. 
There are two major differences to be overcome: 
• Data traffic is packaged in frames of variable length (LAN) or ATM cells, 
while telephone uses frames of a fixed size; 
• Telephone and data networks use entirely different switching schemes. 
The solution for that is proposed in Figure 5.1. Designed to take advantage ofthe 
efficiency embedded in packet switches, the Next-Generation Switch consists 
four functional blocks: Interface, Packetizer, Concentration Fabric and Shared-
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Buffer Memory Switch. Accompanied with sophisticated routing algorithms, it 
provides complete flexibility to accommodate customers' traffics. That means 
each input to the Next-Generation Switch can serve the dual purposes of a 
telephone trunk or a data link. 
The solution for switching telephone/data traffic over a same network is 
provided by mapping telephone channels directly to packet switching addresses 
and packetized the non-uniform traffics into two kinds of internal packets. In the 
end of the switch, they will be recover to their original format: telephone frames 
and ATM cells (LAN frames). 
5.1 Overall Architecture of Next-Generation 
Switch 
The overall architecture of the Next-Generation Switch refers to the 
interconnection pattern shown in Figure 5.1. Based on this architecture, a 
common platform has been completed that will extends switching concepts into a 
new solution for constructing a hybrid ofcircuit switching with packet switching. 
Developed as modular structure, it offers convenience for discussion in the 
following sections. 
Each ofthe inputs from 1 to N, where N=2" for some integer n, can either be 
assigned to voice or to data. The Interface module is engaged in pre-processing 
functions, such as synchronisation, demultiplexing voice frames, e.g. T1 or T2, 
obtaining baseband signals and transforming them into pure PCM symbols while 
allowing a bypass for data streams. 
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Incoming PCM symbols are packetized into small packet by travelling through 
a Packetizer, while data (e.g. ATM cells) are re-packetized into large packets. 
The packetized PCM symbols [small packets) and re-packetized data {large 
packets) are transferred to the Concentration Fabric simultaneously. 
The Concentration Fabric is constructed by stages of molecules (chapter 7). 
The behaviour of the modified 2-by-2 sorters in the molecules is explained by the 
Lock-Latch algorithm (Chapter 8). Since the outputs of the Concentration Fabric 
are concentrated and grouped into cascade circles, an additional shared-buffer 
memory switch is appended to route the grouped packets to their destinations. 
The architecture takes advantage of the technological advancement on high-
speed switching components during the last years and the techniques on packet 
switching. Hence, it achieves economical optimization in a rather different way 
from digital switching system. 
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Figure 5.1: The overall architecture ofNext-Generation Switch. 
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The model in Figure 5.1 can be exemplified with T2 frames and ATM cells as 
its traffics. The Switch transparently divides the T2 frames up, analyzes all 
channel numbers and assigns them corresponding destination addresses, 
encapsulates them in small packets for transmission over the switch. The 
Concentration Fabric and the following Shared-Buffer Memory Switch forward 
those packetized voice symbols to their destination, where they are de-packetized 
and recovered to their original formats. 
On the other hand, ATM cells are packetized into large packets and pipelined 
into the Concentration Fabric and the Shared-Buffer Memory Switch with small 
packets simultaneously. If contention arises, small packets have lower priority 
than large packets since they can always sustain higher loss. 
Hereafter throughout this part non-uniform traffics to the Next-Generation 
Switch are to be analyzed, it will be assumed the voice/data streams are T2 
frames and ATM cells respectively. Here, since voice stream is regarded as main 
traffic, the incoming data is assumed to be in ATM cell format with the same bit 
rate as T2 frames. The scale of the Next-Generation Switch is also exemplified to 
be 512x512 (Figure 5.1，N=512). In reality, these parameters can be adjusted to 
support much higher bit rate traffics and construct a larger scale switch. 
5.1.1 Interface module 
In order to switch voice and data streams, it is necessary to take apart the PCM 
symbols at the higher rate to obtain the data at the basic rate: this is essentially 
the demultiplexing function. Ifdouble-buffered technique is used, the structure of 
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interface module is described in Figure 5.2. Incoming symbol is sent into BUF2 
while CPU is handling the last PCM symbol in BUF1, and vice versa. 
The major advantage of double-buffered data acquisition is that the amount of 
data that can be acquired is not limited by the amount of available memory. 
Acquired data can be easily accessed before the entire acquisition sequence is 
completed. This capability is valuable for demux of the voice frames, which 
require real-time response. 
^ • 咖 • � . 
• 二 , ,门 - | ^ ^ U ; r i ^ | ^ [ ^ ^ ^ PCMsymbols 
^ K……….i Buffer 一 一 
今 BUF2 I 
Figure 5.2: Double-Buffered Data Acquisition used for frame analysis 
The throughput rate is limited by the ability of the processor to handle the 
blocks of data in a given period of time. Ifthe CPU does not service the blocks of 
data fast enough, newly acquired data is eventually transferred into a block that 
has not been already processed by the CPU. Therefore, this data is lost. The 
amount of time needed by the CPU to process the block of data depends on what 
this processing consists of, but it often bottlenecks the system. Today's high-
performance ICs can collect data at rates ofup to millions of samples per second, 
well beyond the processing and storage capabilities of most systems. However, 
faster ICs and specialized hardware dedicated to processing large amounts of 
data, are continuously increasing the real-time capabilities of the switch system. 
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5.1.2 Packetizer 
The new switch is flexible in being able to deliver different traffic types with the 
same switch core to their end points. A problem with accommodating these 
different traffic characteristics in an integrated system is that these two traffic 
sources are quite different: the data comes in ATM cells or relatively large, 
variable-length LAN packets, but the voice streams are long frames. 
The new architecture deals with this problem by packetizing the PCM symbols 
into small packets and re-packetizing data packets into large packets，and 
carrying a destination identifier in the heads of these new packets, so that those 
packets can be routed successfully. Also, the size of the packets is kept different 
because when data packets are handled, not too much work would be spent on 
those different types of data packets and it could be easily recovered. Therefore 
for PCM symbols, two endpoints in the new switch network are associated by an 
identifier instead of a slot number in the original frames. The identifier is carried 
in the header section of a packet. 
Two structures are designed to implement packetizer for voice stream. In the 
first one, Figure 5.3(a), each PCM symbol is packetized into a single small 
packet. The simplified tasks of CPU include reading symbols from input buffer, 
calculating the address bits, determining the activity bit and sending packetized 
symbols into output buffer. Of course, the faster the CPU runs, the higher bit rate 
ofvoice stream can be supported. 
An alternative architecture is as Figure 5.3(b). It is a more efficient design. A 
single row in the input buffer is used to save PCM symbols ofthe same time-slot 
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in different frames. The additional instructions the CPU needs to do are keeping 
on shifting the arrived symbols to the right. This architecture can be implemented 
by using ready-made chips. 
_ ^ _ ^ _ ^ ^:BSPor,^|  
^ … " " ^ Microcontroller _ — • 
‘ r ‘，秘、^J^^~~^ 
^ ^ ^ \ 
0 1 ^^ ^ 
Address (16 bits) Payload (1 byte) 
Activity 
bit 
(a) An packetizer and a small packet. 
» % « , o r ^ | 
S Microcontroller^ 
^^ ^^ 尊;“1^ :,、； 
Shih，, Packetize 
1 4 3 2 1 | ~ ^ ~ \ 
• > > — ^ I I I h ^ 
^ t t t t ^ ^ : > ^ " ^ 
0 1 16 17 48 
1 Address (16 bits) Payload (4 bytes) 
Activity 
bit 
(b) An alternative structure and corresponding small packet. 
Figure 5.3: A packetizer anda^wa//packet 0Sf=512, T2 frames). 
The activity bit acts as an indicator whether the PCM symbol is silent or not. In 
Figure 5.3(a), if the incoming symbol is silent, it's set to '0'; otherwise, the 
activity bit is ‘ 1，. In the second design, notice that if the first PCM symbol in the 
row is idle, shifting is repeated till a non-idle symbol appears, the activity bit is 
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always set to '1'. PCM symbols from the mth time slot in a frame is put into the 
mth row. When the next frame arrives, the original symbol is shifted to the right 
and offers its seat to the new coming symbol, till a non-silent symbol reaches the 
right edge. Then these 4 symbols are packetized into a single packet and sent to 
the output buffer. 
5.1.2.1 Implementation of a packetizer with DSP 
After the analysis of the structure of packetizer, another consideration may be 
whether the ready-made ICs has sufficient processing power to implement the 
desired function. The present bit rate of a PCM stream is identical to the T2 
standard: 6.312Mbps. Hereafter throughout this part, it will be assumed the 
formats of incoming voice/data traffics are T2 frames and ATM cells 
respectively. Of course, each input can either be assigned to voice or to data 
streams. 
Each PCM symbols in a T2 frame has to be transformed into a small packet. It 
becomes the main task of the CPU. What the CPU should deal with are: 
• Compute address bits from channel number. 
• Combine activity bit and address with a PCM symbol, only non-silence 
symbols are needed to be packetized. 
In the following computation, CPU is exemplified with TMS320C54x (which is 
less than $10 in 1997) with 50 MIPS performance. After the transform ofserial to 
parallel (8 bits), the incoming bit rate is now 6.312Mbps / 8 = 0.789M, that is 1 / 
48 
Part II: Chapter 5 Architecture of Next-Generation Switch 
0.789M « 1.267us. During this period, there are still 1.267 x 50 « 63.35 
instructions can be executed. So, it is a possible solution construct packetizers 
with this cost-effective chip. Actually, it may be more advantageous to offload 
some functions to hardware to minimize the DSP MIPS load. 
5.1.2.2 Packets format 
During voice symbols are taken from their time slots and been packetized into 
small packets, incoming data packets (e.g. ATM cells) are converted into large 
packets, which has the same format as external I/O. What the packetizer should 
do for a data packet is just analyze its head and attach an address field to the front 
ofthe original packet (Figure 5.4(a)). 
0 1 910 
“ A d d r e s s (9bits) | Payload (an ATM cell: 53byte) 
Activity 
bit (a) A large packet 
Large frame: 丁 Large packet [ 
Small frame: p | Small packet | Small packet | • • • | Small packet | J ^ J 
, , �^ ^ Stuffbits 
(b) Frames format 
Figure 5.4: Large packet and frames format 
Figure 5.4(b) shows the comparison of a largeframe with a small frame. There 
are 434 bits in a large packet and 25 bits in a small packet (assume the first 
packetizer scheme is used). One large packet with a 1-bit indicator which is 
needed to distinguish the two kinds offrames part, is defined as a largeframe. 17 
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small packets and additional 9 stuffbits (all are set to 0) will form a small frame 
except a certain constantly bit in the frame becomes reversed. 
The definition of large/small frames is used to discuss the sessions of routing 
the non-uniform traffics in the Concentration Fabric in a later section. 
5.2 Concentration Fabric 
The Concentration Fabric is extremely distributed control and complicated. It has 
been modularized into ‘A ‘ VLSI chips by divide-and-conquer mechanism. 
The architecture of the Concentration Fabric is sketched in Figure 5.5. There 
are two columns of 'A ‘ chip in the Concentration Fabric. 
Definition 5.1 (A chip) An 'A, chip is a 64-by-64 concentrator. The 
64 outputs is divided into 8 logical links, each contains 8 physical 
lines. There is one logical link connecting every module in the first 
stage to every module in the second stage. 
f � •! h J • ’ 
64 ^ ~ " i ~ ~ ^ Aoo " V ^ ^ ^ Aio —：~• . 64 
64 J ~：~~^  0^1 yy^  ^ ^ 11 ~~i~^  1 64 
1 2 = ^ = 5 
64 — i~~^ Ao7 I A i 7 ~ ~： ~ ^ L 64 
1 L w L — ~ • , 
Logical link, including 
8 physical lines 
Figure 5.5 Packet Switch architecture (total 16 chips) 
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The AA blocks are then constructs the 'A，chips. The three stages form a reverse 
baseline network structure, as indicated in Figure 5.6. 
Definition 5.2 (AA block) The AA block is 16-by-16 concentrator 
that consumes only 1 bit in the address field. It corresponds to the k-
sorting algorithm [31] and divides the input packets into two groups: 
0-bound and 1-bound. 
Definition 5.3 {Molecule) An alternative name of AA block. A 
molecule is then composed of atoms, which are 2-by-2 cells with 
specific algorithm detailed in Chapter 7. 
AA AA AA • 
: i : ^ = ^ X ^ = = ^ : ^ ^ y C ^ : 
AA AA XX AA 
: ^ = ^ ^ ¾ > ^ : 
AA AA >C AA 
: i = > < d = ^ > ^ ^ : 
AA AA AA 
Logical link, including 
" " " " " " " " 8 physical lines 
Figure 5.6: 'A ’ chip 
The logical link, which includes 8 physical lines, is either the 0-bound or the 1-
bound of a molecule (Figure 7.1). 
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After the final stage of the Concentration Fabric, the outputs are 8-sorted 
chains (Chapter 6). The smallest 8 output address packets are in one group, the 
next 8 smallest in another group, and so on. 
The number of molecules in the 'A' chip is 12. And total 192 molecules in the 
Concentration Fabric. Of course, more ‘A ‘ chips can be arranged to construct 
larger scale Concentration Fabric. 
| l ^ ' b i t 
A large packet |XXX110010 
•**1100101 |***110^   
AA AA ***1100 AA 
一！^  ^^^^^^^^^^^^C"^^>^^^�l*"110| 
AA AA X ^ ^ AA ^ S ;  
i : H R x > < ^ ： 
AA AA ^ ^ x ^ v AA 
Z:J=^X^=P^^""^^"^^= 
AA AA AA 
mmmm m mmmmmmmmmmmm^mm^ fmmmmm^mmmm^mmm^ jw _ 
Aoi 
_ _ AA I***\\\ AA nnMrn AA 
v : : J = ^ ; : : ^ ^ : : ^ ^ ^ ^ ^ ^ : E 3 ~ ~ . 
. 4 ^ I ^ ^ C > C ^ ^ ^ L - To the Shared-
画 ^ l _ _ _ j r ^ ^ ^ h 讀 Buffer Memory 
AA AA ^ ^ ^ s ^ AA 
: : ^ = ^ X ^ ; ^ P > ^ : 
AA AA AA 
_ mmmmmmmmmmmmmmmmJ^ |MMMMMMMMMMMMMMi| mm 
Al3 
Figure 5.7: A large packet routing in the Concentration Fabric 
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Address Bits consuming in the Concentration Fabric: 
There are totally 6 stages of AA blocks (molecule) in the Concentration Fabric. 
Each block consumes only one address bit of the pipelined packets. The used 
address bit will be discarded in the outputs of each unit. 
Figure 5.7 plots the procedure of a large packet being routed through the 
fabric. The most significant 6 bits (Bin: 01001 l~>Dec: 19) are consumed and the 
packet is sent to the 19^ output group. 
5.3 Shared-Buffer Memory Switch 
Refer to the architecture of the Concentration Fabric (Definition 5.1，5.2, 5.3)，the 
final outputs of it are 8-sorted sequence (64 logic links each including 8 physical 
lines). That is a directed chain of cycles as illustrated by Figure 12 (c). To each 
logic links, an 8-by-8 shared-buffer memory switch is cascaded to route those 
concentrated packets to their destinations. Here, 3 address bits will be consumed. 
Exemplified with T2 trunks, Figure 5.8 shows an implementation of the 
Shared-Buffer Memory Switch by DSP. 
If higher bit rate trunk and data links are accommodated, the 64 shared-buffer 
memory switches can be economically implemented by the mature technique of 
Figure 5.9 [48], which uses 8-wire-8-slot bus, and each individual input line 
occupies a fixed time slot. Conversion from serial to parallel is required to 
maintain acceptable clock rates; the bus clock rate only needs to be equal to the 
incoming bit rate (# of inputs / W~> 8/8)，with W the bus width. 
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f \ 0 , (Shared-buffer) 
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Figure 5.8: Shared-buffer memory switch implemented by DSP. 
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Figure 5.9: Shared-buffer memory switch. 
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In order to improve the performance, flexible-size partition in the shared memory 
is used. Obviously, flexible-size partitions require more sophisticated hardware to 
manage, especially, the incoming packets are not identical, with two kinds of 
packets (Figure 5.10). 
Pointer Packet 
HeadO ~ ^ ^ • Large packet 1 in list 1 
( = Z Z ^ 
J> • Small packet 1 in list 1 
Headl ^ T ^ • 
^ ^ • Small packet 2 in list 1 
Taill 1 ^ 1 ¾ ^  
\J^  
TailO U ^ ^ j • Large packet 2 in list 1 
\ J~i~ Empty 
Figure 5.10: Buffer management in the shared-buffer memory switch. 
Small packets and large packets are transferred to TSI (Time-Slot Interchange) 
and Datan respectively. Through the cascaded multiplexer, they achieve sharing a 
same output. Notice, since it is not possible that two kinds of streams head to a 
single output simultaneously, there is no contention at all. 
The TSI, which is usually implemented using random-access memory (RAM), 
sends the small packets into related time-slots in a T2 frame, using the left 7 
address bits. Each time slot in an input frame can be mapped onto any time slot in 





The Concentration Fabric stars in the architecture of the Next-Generation Switch. 
Small/large packets from packetizers are pipelined into the Concentration Fabric 
simultaneously. Unlike for switching, it does not route those packets to their 
specific outputs, but separates the smallest k {k is a divisor ofN) input numbers in 
one group, the next k smallest in another group, and so on. It is a modular switch 
design and an interconnection of molecules, which is a 16-by-16 module and 
regarded as the basic constructor of the Concentration Fabric. A molecule is then 
composed of 2-by-2 sorters. The architecture of the molecule corresponds to the 
algorithm of match between circles with cost reduction that will be detailed the 
later sections. 
6.1 Background of Concentration Networks 
In any packet switching session, contention arises when two or more inputs 
destined at the same output arrive. An efficient mechanism to resolve contention 
is buffering and multiplexing. Buffered switch architectures can be classified into 
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four categories according to their buffering strategies. They are crosspoint-, 
input-, output- and shared-buffer-memory switches. 
The introduction to all of the four memory switches is messy and does not 
yield much insight. Among the four categories, output- and shared-buffer-
memory switches achieve optimal performance in delay and throughput. 
However, these switches generally require internal speed-up in the operation of 
the buffering structure, which presents a bottleneck for larger switches. Many 
output and shared-buffer-memory switch architectures solve this problem by 
packet concentration, which reduces not only the requirement in the speed-up 
factor in routing operation but also the simultaneous buffer requirements. 
Definition 6.1 A m-to-n concentrator is an m-input-n-output device 
which routes as many active input signals to the outputs as possible. 
That is，if n or less of the m input signals are active, then all these 
active signals are routed to the outputs; otherwise, any n of the active 
signals are routed. 
In ATM packet switching, a signal is considered active if there is a packet. In 
an abstract sense, an m-Xo-n concentrator can be considered as a kind of sorter, 
which separates the largest n input numbers from the rest. Generally a 
concentrator is used when there are m data paths of which the distribution of 
active signals is such that it is very unlikely to have more than n active signals at 
the same time. The concentrator reduces the number of data paths and hence the 
hardware complexity of subsequent operations. In fact, packets will be lost when 
there are more than n packets in the data paths in the same session. Nevertheless, 
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the output dimension n of the concentrator is engineered so that the packet loss is 
within some prescribed tolerance level. 
One straightforward construction of an m-Xo-n concentrator is the m-hy-n grid 
depicted by Figure 6.1(a). At each crosspoint there is a 2-by-2 device which 
routes an active signal downwards whenever there is one. It requires (mn-n^/2) 
such devices and the delay incurred in the network is m times that in a device. 
^ 8 ^ -
Inputs ^ H o g X ^ 
; * - ^ ^ ^ Outputs 
(a) Concentration by a grid network. 
•①支 ~ j ——•>! 
z ^ z z i � _ 
^ ^ ^ 8-by-8 inverse • . 
^ '\ ^ shuffle network _ ^ 
^ ~ • — 
^ ® T ^ — 
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(b) Concentration by running-sum adder and inverse shuffle network. 
Figure 6.1: Two constructions of concentration. 
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Another construction consists of a running-sum adder and an inverse shuffle 
network [16，29] as shown in Figure 6.1(b). The running-sum adder computes an 
address tag for each active input, and these appended address tags form a 
monotonic and consecutive set. The inverse shuffle network routes the signals 
according to these tags. Due to the non-blocking property of the inverse shuffle 
network, the permutation defined by the set of address tags can always be 
realized [23, 34]. The function of the running-sum adder can also be distributed 
into the 2-by-2 switching elements of the inverse shuffle network [35] and hence 
constructs a self-routing switching fabric. 
From the viewpoint of highly parallel processing ability, the self-routing 
switching fabric is expected to be one of the most suitable. 
Self-route Concentrator: 
Multi-stage parallel networks for the purpose of sorting, concentration, 
multiplexing, packet routing, expansion, and networking of parallel processors 
can all be regarded as partial sorting o fase t of digital values. The concept o fk-
sorting [31] means a certain fashion of partial sorting performed by a parallel 
network of sorting cells. A sorting cell is a 2-state bit-pipelining element that 
performs switching in nanoseconds. 
A network of sorting cells is often arranged in multiple stages. Each stage 
consists of parallel sorting cells, and each output of a cell leads to an input of a 
cell at a later stage. Since not every signal is connected to a sorting cell in every 
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stage, delay elements are inserted to maintain the whole operation in 
synchronisation. 
Definition 6.2 The number of sorting cells is called the cost of the 
network, and the number of stages the depth. 
The cost is an intuitive measure of the complexity of the network, while the depth 
also accounts for the delay elements and provides information on the delay 
experienced by the signals on passing through the network. Both measured will 
be used in the discussion of complexity of concentrators in the sequel. 
3 ^ l r : F C ^ 丄 
^ = X ^ C |1 i 
__y LLl~~0~ ^ ：： 
(a) (b) 
Figure 6.2: A 4-by-4 sorter by a network of sorting cells 
Figure 6.2(a) shows a network of sorting cells. The boxes marked by 'D, in the 
network are delay elements for maintaining synchronisation. The cost and depth 
of this network are 5 and 3, respectively. Figure 6.2(b) is a symbolic 
representation with delay elements omitted. Each row in the representation 
symbolizes the position of a number, and each arrow a 2-by-2 sorting cell. The 
smaller number is routed to the head position, and the larger the tail position. 
Definition 6.3 An m-Xo-n self-route concentrator is a network of 
sorting cells that separates the n largest inputs from the rest. 
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The concentrator itself is built of very simple building blocks. Those building 
blocks are basically a switch in which 2 inputs contend for a winner output. If 
only one packet is present at the input at a time, it will be selected as a winner 
output. If two packets are present at a time in the inputs, one cell is selected as a 
winner and the second one, the loser, it transferred to contend on the next stage. 
In other words, the sorting operations performed by the network must derive 
enough information on the ordering among the m inputs in order to identify 
which ones are among the largest n. The zero-one principle in sorting theory is 
applicable: 
Theorem 6.4 (The zero-one principle) If a network of sorting cells 
can separate 0，s from l 's when the m input numbers are n 1，s and {m-
n) 0's in an arbitrary order, then it qualifies for an m-Xo-n self-route 
concentrator. 
When such concentrators are constructed from general algorithms, their sorting 
operations always derive more information on the ordering among input numbers, 
e.g. the extra information derived by knockout style algorithms incorporates the 
complete sorting of the n winners. For the sake of efficiency of the concentrator, 
the amount of extra information should be kept as low as possible. 
As for self-route mechanisms, there are at least two general construction 
algorithms in the present literatures that apply to concentration: knockout 
tournament [47] and k-sorting [31]. 
Classical algorithms for sorting and merging, such as bitonic sorting, binary 
merge exchange, and odd-even merge exchange are all recursive applications of 
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k-sorting at extreme values of k. A k-sorting network [31] performs partial 
sorting. It arranges numbers into groups of size k such that: 
(I) the largest k numbers are in one group, the next k largest in another 
group, and so on, and 
(II) each group forms a circular unimodal sequence (also called a circular 
bitonic sequence [3]). 
Concentrators in this style can be efficient only when n is considerably smaller 
then m. On the other hand, k-sorting also derives extra information than 
necessary for concentration. In fact, just the property (I) of the outputs of a k-
sorting network is more than enough for concentration. In view of properties (I) 
and (II)，a k-sorting network can be an efficient concentrator only when n is a 
substantial fraction of m. 
Naturally, it means sorting to the extent of achieving a partial order that 
implies some property that can be visualized in certain predetermined 
"topological shapes". K-sorting can be used for the construction ofefficient m-to-
n concentrators in the form of parallel networks of sorting cells, when k divides 
n. A more detailed review of k-sorting is provided in a later section. Some 
materials are quoted from Prof. Li's papers with his permission. 
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6.2 k-Sorting 
K-sorting means partial sorting in a certain fashion performed by a parallel 
network of 2-state bit-pipelining elements. In particular, k-sorting leads to an 
algorithm for concentration that achieved excellent economy when the 
concentration ratio is not too large. The molecule is based on the k-sorting 
algorithm. A review on the theory of A>sorting and its application to concentration 
[3, 31] is necessary. 
The most fundamental notions in the area of A>sorting are the circular 
unimodality and ^-sortedness of a sequence. 
Definition 6.5 A numerical sequence (ao, ai，... an-i) is said to be 
circular unimodal if it satisfies the property that: 
1. there exists an element ai such that ao through a； is monotonically 
increasing and a! through an-i is monotonically decreasing; or 
2. there exists a cyclic shift ofthe elements so that the first condition 
is satisfied. 
In other words, a sequence is circular unimodal if, when the end is wrapped 
around to the beginning, it contains only one local maximum and one local 
minimum. A circular unimodal sequence is also called a circular bitonic sequence 
[3]. As a function defined over a circle, it has only one "crest" and one "trough". 
Definition 6.6 A sequence of length n is said to be k-sorted’ where k 
divides n, if it is the concatenation of n/k circular unimodal 
63 
Part II: Chapter 6 Concentration Networks 
subsequences of length k such that every number in a subsequence is 
greater than every number in the next subsequence. 
Thus 1-sorting simply means complete sorting into the decreasing order, while an 
n-sorted sequence of length n is simply a circular unimodal sequence. Hereafter 
throughout this part both parameters n and k are used, it will be assumed that k 
divides n. 
In the theory of sorting, it is natural to use a vertical line to visualize an 
ordered sequence as illustrated in Figure 6.3. An appropriate representation o f a 
circular unimodal sequence is a circle, owing to the wrapping-around and one-
maximun-one-minimun properties. For the sake of simplicity, hereafter a circular 
unimodal sequence will also be referred to as a circle with a default size of k if 
not specified. A A>sorted sequence becomes a vertical chain of circles as 
illustrated. 
C ^ 
0 0 ^ ^ 
� （b) (c) 
An ordered A circular unimodal A k-sorted 
sequence sequence sequence 
Figure 6.3: Visual representations of various sequence. 
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A k-sorted sequence can be considered as an intermediate in the transformation 
of a circular unimodal sequence into an ordered sequence. The circle 
corresponding to circular unimodality is broken up into a chain of smaller circles 
(k-sortedness), and each circle is in tums broken up into another chain. The 
process continues until the size of all circles is reduced to one, and then the 
sequence becomes linearly ordered. To break up a circle into a chain of smaller 
circles, the principle of circular merging [31] applies: 
Definition 6.7 (Principle of circular merging) Given a circular 
unimodal sequence ao, ai, ... an-i, Ifthe subsequence a!, ak+i’ a2k+i, •.. 
an-k+i is sorted into decreasing order for each non-negative integer i < 
k, the sequence becomes k-sorted. 
@ / 0 / 0 Sorteachrow ( ^ / @ / 0 
t/yl^t/m 
(a) Example 
© 7 — B 
^ 0 
(b) Visualized notion 
Figure 6.4: The principle of Circular merging 
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This principle is illustrated in Figure 6.4 with the visualized notions of 
sequences. In this example, a circular unimodal sequence of 12 (= n) elements is 
transformed into a 4-sorted sequence (^4) . The 3 (= n/k) elements at a distance 
of 4 with each other are sorted. There are 4 such operations of sorting, and the 4 
corresponding elements of the same rank in sorting are grouped together. The 
resulting groups are circular unimodal subsequences and the whole sequence 
becomes 4-sorted. 
Merger network from recursive 
invocation of principle of circular merging 
make circular unimodal 广 入 >^  
4-sort 2-sort sort 
f————^ —^^^^———^  
r 4-by-4 sorter to ~ | — 
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r into increasing : ,, ” | 
(a) 
Modified merger network 
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� p ^ ~ ~ ^ . . ^ 
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- I ^ i j ^ ^ ^ ^ z z • 
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i ” i 
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(b) 
Figure 6.5: Mergesort networks. 
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Figure 6.5 illustrates the construction of an 8-by-8 sorter, which invokes the 
principle of circular merging recursively for merging two sorted sequences into 
one. When the final log k stages (k=l,2,4,8) of sorting cells are truncated from 
this merger network, the output would be a A>sorted sequence. 
The whole merger network can be modified with the technique of "insertion of 
infinities" (section 7.2) in order to reduce the cost without changing the depth. 
This coincides with "odd-even merger" [25] and is depicted by Figure 6.5(b). 
The sorting algorithm by recursively invoking this modified merger algorithm 
will be referred to as mergesort from now on. A sequence can be made circular 
unimodal by two mergesort networks arranged in opposite direction, as depicted 
in Figure 6.6 for k=4 and 8. 
! 4-by-4 mergesort I 
~ h ^  
i ] _ ^  
_ i _ _ ” 1 I 
i LL..............1...............:—i = 
j 
^_^____^^^__^^^___^_^__ I  
T i T 丁_ _ ^  
I 1 f ~ i  
k = 4 i t | ~ ^ ~ ~ 
! “ 1 
j 4-by~4 mergesort j 
k = 8 
Figure 6.6: Making a circle by two mergesort network 
The following two algorithms apply these merging and sorting techniques to 
concentration in the straightforward manner. 
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Definition 6.8 (2k-to-k concentration by k-sorting) Bisect the 
sequence and apply mergesort to each half. The two sorted halves are 
naturally concatenated into a circle of size 2k，which is then k-sorted 
by one stage of sorting cells. Discard the second half of the output 
sequence. 
Figure 6.7 illustrates an 8-to-4 concentrator by the above algorithm. The cost is 
14, and the depth is 4. 
mergesort 4-sort 
i 1 n — 
I + I 
I " " ^ ~ ~ j n - i  
i I I ~ M - " T - — — 
^^^'•~~^--n—— 
I 
i . " " 7 • • " " . " " V i i +  I T T, I n . 
： "^ ^n~ i 
I I j ” I  
It i d _ 
I i 丨 i 
Figure 6.7: A 8-to-4 concentrator by the k-sorting algorithm 
Definition 6.9 (m-to-k concentration by k-sorting) 
1. Partition the m inputs into subsets of size 2k. Apply the above 
algorithm to each subset. This results in m/2k circles. 
2. Sort each circle by recursive applications of the principle of 
circular merging. 
3. Every two sorted sequences are naturally concatenated into a 
circle of size 2k. Every circle so obtained is then k-sorted by one 
stage of sorting cells, and the second half of the resulting k-
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sorted sequence is discarded. The result is a number of circles; 
and the number is one half as at the beginning of Step 2. 
4. Ifthis number is 1，then stop. Else, go back to Step 2. 
mergesort 4-sort 2-sort 1-sort 4-sort 
: .i»»i»»»..»..|  
i | I , ,1 I , 1 丨 + 丨 丨 1 
： 丄 ,, i ： 1 
^ ^ - 1 ^ J i i i - - r  
i...." ； ^ * 
i"t t . 7. i : x 
i - t 个 二 4JL^  . ，：  ,, 
,•••• ： •••••： ， r 
t r n ^ ~ 1 > j — n n  
• + : I, ' Tt j j S = 
i + i _ I b J b h L d * -
i  
丨 ， f 
i"t•…'t"" j 丨，「---
! t 个1 i ” 
4.t.......'1......J ! . . — 1 . 1 
Figure 6.8: A 16-to-4 concentrator by the k-sorting technique. 
Figure 6.8 illustrates a 16-to-4 concentrator by the above algorithm. In the 
algorithm, the recursive steps may be regarded as a process of circle elimination: 
The input consists of two circles, and the output is just one circle. The net result 
is that one circle gets eliminated. This process suggests the following definition 
and algorithm of a match between circles. 
Definition 6.10 A match between two disjoint circles A and B means 
k-sorting of A u B. The winner (respectively loser) of the match is 
the first (respectively second) half of the k-sorted A u B, and is a 
circle, too. 
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(c) k=8 
Figure 6.9: Implementation of a match between circles. 
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Definition 6.11 (Match between circles) First, the two circles are 1-
sorted by the principle of circular merging. Their concatenation is 
naturally a circle of size 2k, which is the k-sorted by one stage of 
sorting cells. Figure 6.9 illustrates this algorithm for k = 2,4,8. In the 
special case when each input circle is the concatenation of two 1-
sorted sequences of length k/2, the cost can be reduced in the same 
manner as in mergesort. 
Definition 6.12 (k-match) A k-match is a 2kx2k network of sorting 
cells that ouputs a k-sorted sequence when the input consists of two 
disjoint k-circles. 
Complexity 
k Make a circle Match between circles 
Depth (c ) Cost(C) Depth (m)~~~~Cost (MM，)~ 
""^i 0 0 i i 
2 0 0 2 4 
4 1 2 3 12/10 
8 3 10 4 32/26 
Table 6.1: Complexity in making a circle and in match between circles. 
Of course, if the two circles have been 1-sorted to begin with, one single stage 
of sorting cells suffices for performing the match, e.g. in Figure 6.9(c), only the 
last 8-sort stage. The complexity of this algorithm, together with the complexity 
in making a circle, is tablulated in Table 6.1. 
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6.3 Concentrator 
Each kxk k-sorting concentrator can be recursively constructed by Definition 6.9 
with l0g2k full stages (k/2 sorting cells per stage). The k-sorter is implemented in 
one full stage (k sorting cell). Altogether, the construction of a k-match is in 
l0g2k+l full stages (k sorting cells per stage). However, if an input k-circle has 
been constructed by the concatenation of two monotonic sequences, then one 
sorting cell can be saved at the corresponding kxk circular sorter. 
The following table summarizes the complexities of multi-stage parallel 
networks that have been discussed so far. 
Function 口 = = | N o . s t a g e s ~ No.sortingcelIs 
k-sorter kxk Lofok k l 0 g 2 k — 
k-sorter, where input circle can be  
inserted with infinities , , . 
=mergeroftwomonotonic KxK L0g2k k log2k /2 - l 
sequences of length k/2 
L m e : : : = = y - kxk log, k (log, k+l) / 2 Klog,k(log,k+l)/4-k/2+l 
k-match 2kx2k L0g2k+l k(l0g2k+l)  
k-match, where iwut circles can 2 k x 2 k l0g2k+l krio^ k+1w9 
be inserted with infinities ^ ^ (l0g2k+l)-2 
Table 6.2: Complexities of different sorting networks. 
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6.3.1 Nk-to-k Concentrator 
The concepts of k-sorting means a certain fashion of partial sorting performed by 
a parallel network of sorting cells. Classical algorithms for sorting and merging, 
such as bitonic sorting, binary merge exchange, and odd-even merge exchange 
are all recursive applications of k-sorting at extreme values of k. Through the 
concept of k-matches, every network of sorting cells induces and analog that 
performs the same sorting-type function but on circular unimbdal sequences 
instead of numbers. In particular, k-matched networks offer a hardware algorithm 
for Nk-to-k concentration by a multi-stage parallel network. 
Algorithm 6.13 (Nk-to-k concentration) 
1. Arrange the Nk input numbers into N disjoint k-circles. This 
requires 2N (k/2)x(k/2) linear sorters in parallel to sort input 
numbers into increasing and decreasing sequences of length k/2. 
These sequences are then paired for concatenation into N k_ 
circles. 
2. This step is the k-matched version of the N-to-1 concentrator. 
According definition 6.13, linear sorting oikl2 numbers by recursive applications 
of odd-even merge exchange (section 7.3) requires klog2k(log2k-1 )/8-k/4+1 
sorting cells in log2k(log2k-l)/2 stages. Thus the first step requires a total of 
2N[klog2k(log2k-1 )/8-k/4+1 ] sorting cells. The second step can be implemented 
with OSf-l)k(log2k+l)-N sorting cells in riog2Nl(log2k+l) stages. Altogether, the 
construction of the Nk-to-k concentrator requires 2N[klog2k(log2k-l)/8-
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ky'4+1 ]+0S[-1 )k(l0g2k+1 )-N sorting cells in log2k(log2k-l)/2-�log2Nl(log2k+l) 
stages. For k=4, 8，Table 7.3 tabulates the complexity of Algorithm 6.13 in terms 
ofboth the number of stages and the number of sorting cells. 
Dimension Number ofstages Number ofsorting cells 
8-to-4 4 14 一 
12-to-4 7 27 — 
16-to-4 7 40 
32-to-4 10 92 ~ 
64-to-4 13 196 — 
128-to-4 16 404 一 
256-to-4 19 820 一 
512-to-4 22 1652 
4N-to-4 3 f l o g 2 N> l 13N-12 
16-to-8 — 7 50 
20-to-8 11 91 
32-to-8 11 132 
64-to-8 15 296 — 
128-to-8 19 624 
256-to-8 23 1280 一 
512-to-8 27 — 2592 
1024-to-8 31 5216 一 
8N-to-8 4riog2N>3 41N-32 
Table 6.3: Complexity of concentration networks 
According to the Table 6.2, a 16-to-8 concentration has 50 sorting cells in 7 
stages. In contrast, the cost ofthe m-to-n conventional knockout concentrator is 
(m -1) + (m - 2) + . . • (m - n) = mn - n (n + 1) / 2 
The cost of 16-to-8 knockout concentrator is 92. Obviously, the complexity of 
concentrator networks with circle match algorithm is far lower than the knockout 
ones. 
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6.3.2 Match between Circles with Cost Reduction 
A straightforward way to construct a circular unimodal sequence is the 
concatenation of an increasing sequence with a decreasing sequence. Let two 
increasing sequences {_!,.",am-!} and {bo,b],...,b„.i} be given. Their 
concatenation yields the circular unimodal sequence {ao,ai, ...,am-i, oc, bo,bi, ...,b„. 
]-cc}. This sequence of length m+n+2 can be circular sorted by performing 2-
sorting first. The 2-sorting process amounts to the even-indexed terms in both 
increasing sequences together and also merging the odd-indexed terms together. 
When this 2-sorting process with infinities is recursively invoked for the case of 
m=n=2^, the result is the odd-even merge exchange algorithm [25]. Figure 6.10(a) 
symbolically depicts the merging of a decreasing sequence with an increasing 
sequence by this algorithm. Figure 6.10(b) gives the logical layout of sorting 
cells. 
In contrast, the binary merge exchange algorithm merges the two given 
increasing sequence by first 2-sorting the circular unimodal sequence {ao, a j …， 
«m-i，...，bn-i，...，bi, bo}. The only difference is in the absence ofthe infinity terms. 
Both the odd-even merge exchange algorithm and the binary merge exchange 
algorithm are recursive applications of 2-sorting. Comparing the complexity of 
the two algorithms for m = n = 2 ,^ both require k+1 full stages (n sorting cells per 
stage) except that odd-even merge exchange uses only n-1 sorting cells at the 
fmal stage. In other words, positioning of the infinity terms offers extra 
information on the ordering which enables odd-even merge exchange to save one 
sorting cell. 
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(a) the symbolic representation (b) the logical layout 
Figure 6.10: An exemplifying instance of odd-even merge exchange: 
Since the positioning of the infinity terms offers extra information on the 
ordering, it may offer a more efficient architecture in particular. In the case of 
constructing a 16-to-8 concentrator, linear sorting o f k (=8) numbers (instead of 
k/2) by recursive applications of odd-even merge exchange requires kl0g2 k (l0g2 
k+l)/4 - k/2 +1 sorting cells (Table 6.2) in l0g2 k (l0g2 k+l)/2 stages. The second 
step is implemented with k sorting cells in only 1 stages. Table 6.4 tabulates the 
complexity of Algorithm 6.13 with cost reduction in terms of both the number of 
stages and the number of sorting cells. Figure 6.11 illustrates the cost-reduction 
version of the algorithm in such a special case. 
No. stages No. sorting cells ~~ 
Mergesort ~| Mergesort 
16-to-8concentrator O ^ d - ^ " k-sorter "iatch Odd-even _ t c h  
sorter sorter »urier 
k-match, where input circles 
can be inserted with 3 3 1 20 22 8  
infinities  
k-match, with cost reduction 6 1 38 g 
Table 6.4: Comparison of complexities of different k-match networks. 
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Figure 6.11: Implementation ofa match between circles with cost reduction. 
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6.4 The Structure of a Molecule 
A molecule is a 16x16 concentrator which is the implementation of a match 
between circles with cost reduction (Figure 6.12). It utilizes only 1 bit of the 
routing tag (address field) of incoming packets for comparison. The 8 smaller 
outputs are for bit 0 (0-bound), and the others are for bit 1 (1-bound). If there are 
more than 8 packets head to smaller/larger outputs, some of them will be 
deflected to 1/0-bound. Since the probability is rather law (Section 6.4.2), the 
deflected packets are simply discarded before their being pipelined into the next 
molecule. 
Definition 6.14 A packet switch is said to be internally nonblocking 
if packets with nonoverlapping targeted outputs can be routed 
through it in a nonconflicting manner. 
According the definition, a molecule is an internally nonblocking architecture. 
Blocking occurs that more than 8 active packets are needed to be route to the 
same bound (0-boundy'l-bound) simultaneously. The 0-bound/l-bound packets 
will be sent to a next stage to contend with the 0-bound^l-bound packets from 
another molecule, and so oa After 6 stages, the output is a 8-sorted chain with 
the smallest 8 packets are on the most upper side of the outputs. 
Actually, a molecule operates just like a channel-grouped switch with a large 
group-size R (及=8). Since the group-size R is large, the switch (a molecule) 
throughput approaches one. Furthermore, as the probability of queuing at the 
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inputs is small enough, the input queues in front of the molecule are not 
necessary. Since the probability is rather law (Section 6.4.2), the deflected 
packets are simply discarded before their being pipelined into the next molecule. 
f \ 
^ smaller | \ unimodal 
一_Li~ larger 乂 T circle 
I _u_<__t_|~~ ^ ~ L__1_J~~Ll |_A 
:^^^H= 
^^^B -
- M j ^ r = = ^ " ^ ^ i f = ^ = = ^ = ^ ~ ~ L L f — — ^ 
stage 1 stages 2,3 stages 4’ 5，6 stage 7 
^ �•"....". 
Figure 6.12: The architecture of a molecule 
Complexity and Functional Transition: 
The Concentration Fabric is based on many 16-by-16 molecules. Each molecule 
is a 16-to-8 concentrator. The molecule is based on the match between circles 
with cost reduction. The above algorithm constructs a multistage network of 
matches between circles, where each "stage" ofmatches between circles consists 
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of parallel matches and is implemented by multiple states of sorting cells when 
k>\. 
The cost and functional transition are detailed in Table 6.5. Stages with cost 
sort different incoming unimodal circles to linear sequences. The exchanges, 
which no cost is necessary, merge 2 linear sequences to a circle. 
Stage Cost Functional transition 
i 8 一 (Cix2=>L2)x8 
Exchange 0 ( L2x2 => C4) x 4 
^ 12 ( C 4 = > L 4 ) x 4 “ 
Exchange 0 ( L4x2 => Cg) x 2 
4,5,6 18 ( C 8 ^ L s ) x 2 
Exchange 0 Lg x 2 => Ci6 
7 8 Ci6=> 8-sorted sequence 
Total 46 2 circles to next molecule 
Table 6.5: Cost and functional transition. 
(Ln = linearly sorted; Cn = circular unimodal) 
Refer to the above table, Sorting cells in stage 1 perform linear sorting 
processes. Two independent inputs (Ci) are sorted to a linear sequence (L2). After 
exchange, there are 4 unimodal circles (C4). Stage 2 and i linearly sort the 4 
circles to 2 decreasing and 2 increasing sequences. The results of exchange are 2 
circles (Cg). Stage 4,5,6 are used to sort the 2 circles to 2 sequences that are of 
* 
opposing directions. The final stage (including the shuffle exchange) matches the 
2 anti-directional sequences into an 8-sorted sequence (2 cascade circles). The 
molecule is an application of the match between circles with cost reduction 
detailed in Section 6.3.2. 
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6.5 Summary 
This chapter proposes the structure of the molecule. It is based on the modified 
circular match technique, which shows the lowest complexity and perfect 
throughput under the given parameter values of concentration. 
The molecule is constructed by distributed routing algorithm that can be scaled 
very easily. Actually, the architecture is only exemplifying, when system is re-





The Concentration Fabric allows two kinds of traffic streams to arrive at any 
individual port and for any individual destination in the system over time periods 
of specified length. The Lock-Latch algorithm is proposed as the self-route 
mechanism in this hybrid design between circuit switching and packet switching. 
The algorithm is used for routing such non-uniform traffics for both small and 
large packets. 
The building block for all concentrators in the current sorting network is the 2-
by-2 sorting cell (also called 2-by-2 comparator) with just two connection 
patterns called the bar and cross in Figure 7.1. It is simply a 2-by-2 sorter that 
compares the binary values of its two input bit streams. Since input signals are in 
pipelines, its operation can be easily implemented in a self-rout fashion. The 
comparison at any time involves only very few bits, typically just one bit, from 
each stream. It latches the state such that the smaller signal is routed to the output 
with the arrow head, and the larger one to the output with the arrow tail. 
Not all inputs of the sorting network have packets all the time. An additional 
activity bit is always assigned to the header. This bit will be treated as the most 
significant bit and is the first bit of the packet to arrive at a comparator. For the 
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active inputs the activity bit is set to 0/1. For the idle inputs a dummy packet is 
constructed and its activity bit is set to 1/0. With the activity bits thus set, the 
sorting network will route all the dummy packets to the lowerAiigher end of the 
outputs 
Input Larger output 
Input • Smaller output 
Figure 7.1: A 2-by-2 sorting cell. 
Lock-Latch Algorithm: 
Generally, the operation of a 2-by-2 sorting cell is described as follows: Upon the 
arrival ofthe first pair of bits that differ, the sorting cell sets its state so that the 
input bit 0 is connected to the lower output and the input with bit 1 is connected 
to the upper output. If both bits are the same, it does not matter whether the 
sorting cell is in the bar or cross state. Suppose that the comparator is in the bar 
state initially. Each time a bit has arrived on both inputs; the comparator does a 
comparison. Ifboth bits are 0's or l’s，it remains in the bar state and the bits are 
forwarded to the outputs. If the upper input is larger, set to cross state, and so on. 
When the comparator remains in a state until all the bits ofthe packets, including 
the information bits, have passed through, the sorting cell is latched (Figure 7.2). 
The compromise of Telephone and Data applications achieved such a telecom 
system that combining circuit and packet switching. That is to say, two kinds of 
traffics are integrated in a system. Incoming data (ATM cells, fast Ethernet 
packets, and so on) streams are re-packetized into large packets by travelling 
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through a packetizer, while PCM symbols are packetized into small packets 
whose length is a fraction of a large packet (Chapter 5). After that, they are 
pipelined into the unique Concentration Fabric at the same time. 
Just like the ATM switching network have to support multiple classes of 
services with different traffic characteristics and quality of services requirements. 
Here, since voice traffic can sustain a relative higher loss ratio, large packets are 
simply given higher priority than small packets. The different length of the two 
kinds of packets poses a significant challenge to present a feasible technique to 
route them. 
With the information provided by the large/small frames, the 1-bit indicator, 
the Concentration Fabric use the latch-lock algorithm to determine whether the 
new request for a connection should be accepted or rejected. The decision is 
based on the availability ofresources to ensure the request of new connection can 
be guaranteed, without degrading the quality of service of connections that have 
already been admitted. 
In the Concentration Fabric, a 16-by-16 block instead of2-by-2 cell is regarded 
as molecules (chapter 6). A molecule is then composed of atoms: 2-by-2 sorting 
cells, which corresponding the latch-lock algorithm. 
Algorithm 7.1 (The lock-latch algorithm) In a molecule, the two 
states of a 2-by-2 sorting cell, har or cross, can be either latched by a 
small packet or locked by a large packet. Either a small packet or a 
large packet can mlatch a latched sorting cell. A locked state can 
only be unlockedhy another large packet. 
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Figure 7.2: The operation ofa2-by-2 sorting cell in sorting network 
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Figure 7.3: An illustration oflock-latch algorithm 
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If the incoming packets are all small packets, no lock-latch algorithm is 
necessary. After the set up of a path, all of the states of engaged cells are latched 
and can be unlatched by any other new coming small packets. When two kinds of 
packets are pipelined into the system simultaneously, the lock-latch algorithm 
provides a flexible method to route those non-uniform traffics. 
To a small packet’ once a path for it has been set up, the related cells are 
latched and remained in the same states for the whole packet duration. On the 
other hand, those cells, which a large packet is transmitting through, are locked 
and can be unlocked only by another large packet till its transmission is over. In 
the next time slot, when the previous large packets are still transmitting, new 
imported small/large packets are sorted. Of course, when some of them have to 
change those states of locked cells in order to reach their destinations, blocking 
occurs (Figure 7.3). Well, simulation results show that the blocking probability is 
still very low. 
Implementation ofLock-Latch Algorithm: 
Actually, the system maintains 2 timers, which related to the length of 
small/large packets respectively, to control the operations of the 2-by-2 sorting 
cells. A frame timer and a packet timer, which is controlled by the frame timer, 
start when the two kinds of frames (Figure 5.4) are sent to establish new 
connections. At this time, all of the states (locked or latched) of the 2-by-2 
sorting cells are cleared. Currently, resources are all available. Large packets and 
small packets will contend to set up their connections. After that, sorting cells are 
either latchedby small packets or lockedby large packets. 
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The packet timer whose cycle is a fraction of the frame timer's is set each time 
when the Concentration Fabric receives small packets that are contained in small 
frames. Instead,^ame timer waits up to several packet timer cycles, sending the 
large packets. During this time period, the small packets from trunk inputs are 
sent through the resources, which have not been occupied by the large packets. 
Since the stuff bits in the small frames are always set to 0, the Concentration 
Fabric regards it as an idle small packet, which needs to take no action. Till the 





To evaluate the packet loss probability in the Concentration Fabric, the 
calculation of the loss probability for non-uniform traffics is detailed here. Each 
16-by-16 molecule is internally non-blocking, blocking occurs only when more 
than 8 packets destine for smaller/larger outputs simultaneously. Assume that the 
destinations of packets on different inputs are independent and that they are 
equally likely to be destined for either the smaller (0-bound) or the larger (1-
bound) circle. Actually, the probability of k (k < 16) packets destined for a 
particular circle (e.g. smaller circle) in a time slot is binomial: 
(M\n VY 0�"-* 
P,= , v h - o ， “0’1，.."，16 N = \6 
1^  k j\ 2 / V 2 y 
Where po is the offered load or the probability that input has a packet. The 
probability of a packet being dropped at an output is the expected number of 
packets dropped divided by the offered load: 
0 N (}j\f f j \k/ ^ \N-k 
i ' . . = - i ( ^ -^ r m 1 - ¾ ， R = 8 
pQ k=R+\ \ ^ 乂乂 ^ 乂 乂 L 乂 
Here, R equals 8，that is the length of a circle. 
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A simplified traffic environment is considered here to evaluate the 
performance of the Concentration Fabric. The traffic offered to the fabric is 
generated by a set of independent sources with the same activity factor. Each 
input port, with a buffering capability of one packet, can receive traffic from no 
more than one source. Each source is either active or silent. A source in the active 
state offers the input port a periodic stream of packets, while no packets are 
generated by a source in the silent state. It is also possible that from some internal 
routing error a packet will be sent to the wrong logical connection. If such an 
error occurs, error impact is doubled by the fact that one destination will miss a 
packet and that a second destination will accept an additional packet. In such a 
case, wrong routed packets will always be discarded. 
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Figure 8.1: Probability of data blocking versus loading 
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The simulation results of the blocking probability of large packet are plotted in 
Figure 8.1. Since the small packets are regarded as the main loading, most of the 
input lines are trunks from PSTN. The probability of a packet blocking can 
always be kept in a specified limit to achieve high semantic transparency. 
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Figure 8.2: Probability of voice sample blocking versus loading 
On the other hand, small packet has lower priority than large packet. 
Furthermore, according to the Latch-Lock algorithm, once a connection for large 
packet is set up, the resources occupied by the large packet will not be available 
till its transmission is over. Figure 8.2 shows the simulation results of the 
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blocking probability of small packet as a function of the active data stream 
inputs. 
The intuitive explanation is that for increased data streams, the blocking rate of 
voice packets is higher. An optimal tradeoff between the number of different 
traffics can always be obtained. It is also possible that from some internal routing 
error a packet will be sent to the wrong logical connection. If such an errfor 
occurs, error impact is doubled by the fact that one destination will miss a packet 
and that a second destination will accept an additional packet. In such a case, 
wrong routed packets will always be discarded. 
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Figure 8.3: Probability of voice sample blocking versus different data loading 
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Figure 8.3 shows the performance employing this architecture when 




This part describes a switching architecture for Next-Generation Switch. It is 
designed to support dual telephone/data services. Every line to the Next-
Generation Switch can serve the dual purposes of a telephone trunk and a data 
link. Each line can individually switch its role in real time. 
Compare to the telephone and ATM switch architectures proposed to date, this 
hybrid accommodates the telephone and data packet traffics with new concept. 
The architecture is based on the concentration scheme, whose complexity is low. 
This scheme allows more efficient use of switching and transmission resources, 
and the Lock-Latch algorithm has been shown to be feasible in the Concentration 
Fabric with additional hardware required in the switch to control the operation of 
2-by-2 sorting cells. The discussion on switch traffic characteristics shows that 
the new switch is remarkable. 
For the examples that have been studied, non-uniform traffics to the Next-
Generation Switch are assumed to be the T2 frames and ATM cells respectively. 
Also, the scale of the Next-Generation Switch is exemplified to be 512x512. In 
reality, these parameters can be adjusted to support much higher bit rate traffics 
and construct a larger scale switch. 
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9.1 VLSI Implementation 
The proposed Next-generation Switch architecture comprises concentration 
network, which is described by the divide-and-conquer mechanism, has the 
potential to provide good traffic characteristics and easy VLSI implementation. 
The proposed switch is partitioned into three kinds of VLSIs, as depicted by 
the broken lines in Figure 5.1. Each VLSI arrangement structure can be mounted 
on several printed boards with the chip count for each kind of VLSI. The 
hardware quantity and circuit operation speeds are estimated as shown in Table 
9.1. 
The conditions for this estimation are: 
• Switch size: 512 input ports by 512 output ports; 
• Service class: 2 classes (T2 frames, ATM cells); 
• Broadcast: Not implemented; 
• VLSI technology: micron CMOS process. 
Transistors 
VLSI Chip count 
Count Delay 
‘/4'Chip ~~Custom Made TTO <50ns f6 
Packetizer Ready Made Chips - I I 
Shared-buffer commercial “ 
Memop^ AvailableFIFO • <50ns -
Switch  
Table 9.1 VLSI specifications for a512x512 switch 
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9.2 Summary 
In this part, the architecture of the Next-Generation Switch is proposed to 
incorporate a hybrid between circuit switching and packet switching. The overall 
architecture is shown in chapter 5. An internally nonblocking concentration fabric 
and the following shared-buffer memory switches forward the packetized voice 
symbols and data to their destinations. 
The overall switch architecture is exemplified with a 512x512 model. The 
example shows the behaviour and typical characteristics of the Next-Generation 
Switch. Moreover, the simulation compares voice symbol blocking rates versus 
different data loading. 
Actually, the general switch architecture can be scaled in accordance with the 
Telephone/data streams used by the applications. The combination allows the 
intelligent management of complex packets as native objects and preserves the 
performance and manageability required for applications. Much work still 
remains in order to make such network fabric and 
traffic control methods practical, and should be done to realize the multi-services 
integration through packet networks. 
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